

Bolt Schematic

Whiskey Lake

2018/12/12

REV : A00

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed

TypeC: CCG4

TypeC_5V_OUT: provide external device power 5V

TypeC_PWR_IN: Provide system power via typeC connector.

8111H:Reltek LAN RTL811H

81106E:Reltek LAN RTL8106E

Eleetro-X

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size

A3

Document Number

BOLT WHL

Date:

Thursday, December 27, 2018

Sheet


1

of





Project Code : QRQY00000009
PCB P/N : 17938
Revision : 1

Bolt WHL Block Diagram




CHARGER	
ISL95522/ISL9538	44
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51225RUKR-GP	45
INPUTS	OUTPUTS
DCBATOUT	303V PWR 303V S5 5V PWR 5V S5
CPU Core Power	
NCPS1208MNTXG	46-50
NCPS1382MNTXG x 2	
NCPS1382MNTXG (23e)	
NCPS1253MNTBG	
INPUTS	OUTPUTS
DCBATOUT	VCC CORE
DCBATOUT	+VCCGT
DCBATOUT	+VCCGT (23e)
DDR4 SUS	
RT8231AGW-GP	51
APL5930KAI-TRG	
INPUTS	OUTPUTS
DCBATOUT	102V S3 100V S0 205V S3
CPU VCCPRIM_CORE 1V	
	11
INPUTS	OUTPUTS
100V S5	+VCCPRIM CORE
CPU DCDC-V1D00A	
AO22262QI-10-GP-U	53
INPUTS	OUTPUTS
DCBATOUT	100V S5
LDO-V1D8V	
APL5930KAI-TRG	54
INPUTS	OUTPUTS
303V S5	108V S5
5V/3V S0	
TPS22966DPUR-GP	40
INPUTS	OUTPUTS
5V S5 303V S5	5V S0 303V S0
EOPPIO/EDRAM (23e)	
TPS22961DNYT	40
INPUTS	OUTPUTS
100V S5	+V EDRAM VR
100V S5	+V EOPPIO VR
3D3V VGA	
AO3419L	86
INPUTS	OUTPUTS
303V S0	303V VGA_S0
VGA CORE	
ISL62771HRTZ-GP-U	85
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
105V VGA_S0	
Y8288RAC-GP	86
INPUTS	OUTPUTS
DCBATOUT	105V VGA_S0


KBC SMBus Block Diagram




Thermal Block Diagram






Audio Block Diagram






CLK Block Diagram









For DDR4 power sequence



Main FUNC = CPU



55 CAM_EN



(#575412) PROCHOT# Routing Guidelines




Table 7-11. PROCHOT# Routing Guidelines (Sheet 1 of 2)

Segment	Tilne Type	Reference	Via Count	Max Length, mm		Max Length, Mils	
				Segment	Total	Segment	Total
M1	MS/SL/DSL	VSS	2	38		1496.06	
M2	MS/SL/DSL	VSS	2	279		10984.3	
M3	MS/SL/DSL	VSS	1	76		2992.13	
M4	MS/SL/DSL	VSS	1	76	305	2992.13	12007.9
M5	MS/SL/DSL	VSS	1	76		2992.13	
M6	MS/SL/DSL	VSS	1	76		2992.13	
M7	MS/SL/DSL	VSS	1	76		2992.13	
M8	MS/SL/DSL	VSS	1	8		341.96	
M9	MS/SL/DSL	VSS	2	254	254	10000	10000

Topology Guidelines

Platform resistors values	$R_{pu}=1K\Omega$, $R_s=500\Omega$, $R_i+R_{agent}=75-200\Omega$, $R_6+R_{invod}=75-200\Omega$
---------------------------	---

Platform resistors tolerances

$R_{pu}=1K\Omega$, $R_s=500\Omega$, $R_i+R_{agent}=75-200\Omega$, $R_6+R_{invod}=75-200\Omega$

	$\pm 5\%$
--	-----------

Main FUNC = CPU

HDMI 1.4B

```

57 HDMI_DDI_TX_N0 <<<
57 HDMI_DDI_TX_P0 <<<
57 HDMI_DDI_TX_N1 <<<
57 HDMI_DDI_TX_P1 <<<
57 HDMI_DDI_TX_N2 <<<
57 HDMI_DDI_TX_P2 <<<
57 HDMI_DDI_TX_N3 <<<
57 HDMI_DDI_TX_P3 <<<
57 CPU_DP1_CTRL_CLK <<<
57 CPU_DP1_CTRL_DATA <<<
57 CPU_DP1_HPD <<<
    
```

TO DP MUX

```

58 DP2_DDI_TX_N0 <<<
58 DP2_DDI_TX_P0 <<<
58 DP2_DDI_TX_N1 <<<
58 DP2_DDI_TX_P1 <<<
58 DP2_DDI_TX_N2 <<<
58 DP2_DDI_TX_P2 <<<
58 DP2_DDI_TX_N3 <<<
58 DP2_DDI_TX_P3 <<<
58 DP2_AUX_CPU_P <<<
58 DP2_AUX_CPU_N <<<
58 DP2_HPD_CPU >>>
    
```

EDP

```

55 eDP_TX_CPU_N0 <<<
55 eDP_TX_CPU_P0 <<<
55 eDP_TX_CPU_N1 <<<
55 eDP_TX_CPU_P1 <<<
55 eDP_AUX_CPU_P <<<
55 eDP_AUX_CPU_N <<<
55 eDP_HPD >>>
    
```

61 CNVI_ENW <<<

5.2.7 Compensation Signal Routing Guidelines

Signal	Type	Routing	Resistor Value	Max Length
eDP_RCOMP	TX	100Ω	330 Ω ± 5%	100mm

5.2.8 eDP Disabling and Termination Guidelines

Signal	Type	Routing	Resistor Value	Max Length
eDP_TXN0	TX	100Ω	330 Ω ± 5%	100mm
eDP_TXN1	TX	100Ω	330 Ω ± 5%	100mm
eDP_TXN2	TX	100Ω	330 Ω ± 5%	100mm
eDP_TXN3	TX	100Ω	330 Ω ± 5%	100mm
eDP_AUXN	AUX	100Ω	330 Ω ± 5%	100mm
eDP_AUXP	AUX	100Ω	330 Ω ± 5%	100mm


(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC

Table 9-1. Pin Straps (Sheet 3 of 4)

Signal	Usage	When Sampled	Comment
SPIO_I03	Reserved	Rising edge of RSMRST#	External pull-up is required. Recommend 100K if pulled up to 3.3V or 75K if pulled up to 1.8V. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
HDA_SDO / I2SD_TXD	Flash Descriptor Security Override	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Enable security measures defined in the Flash Descriptor. (Default) 1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external Pull-up in manufacturing/debug environments ONLY. Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
GPP_E19 / DDPB_CTRLDATA / CNV_BT_IF_SELECT	Display Port B Detected	Rising edge of PCH_PWROK	This signal has a weak internal Pull-down. 0 = Port B is not detected. (Default) 1 = Port B is detected. Notes: 1. The internal Pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
GPP_E21 / DDPC_CTRLDATA	Display Port C Detected	Rising edge of PCH_PWROK	This signal has a weak internal Pull-down. 0 = Port C is not detected. (Default) 1 = Port C is detected. Notes: 1. The internal Pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
GPP_E23 / DDPD_CTRLDATA	Display Port D Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port D is not detected. (Default) 1 = Port D is detected. Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
GPP_H17	Reserved	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. This strap should sample LOW. There should NOT be any on-board device driving it to opposite direction during strap sampling. Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
GPP_H21	XTAL Frequency Select	Rising edge of RSMRST#	This signal has a weak internal pull-down. An external pull-up is required on this strap since 38.4 MHz XTAL is not supported on the PCH. 0 = 38.4 XTAL frequency selected. (Default) 1 = 24MHz XTAL frequency selected. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well.
GPP_F6 / CNV_RST_DT	M.2 CNV Mode Select	Rising edge of RSMRST#	An external pull-up or pull-down is required. 0 = Integrated CNVI enable. 1 = Integrated CNVI disable.


#566439



SWAP 20180630

HDMI 1.4B


TO DP MUX




Pin Straps (Sheet 4 of 4)

Signal	Usage	When Sampled	Comment
INPUT3VSEL	3.0V Select	Input pin must always be driven to a valid logic level	External pull-up or pull-down is required 0 = 3.3V supply is 3.3V +/- 5% 1 = 3.3V supply is 3.0V +/- 5% Note: This strap should only be used for specific targeted 1S battery systems.
GP07	Reserved	Rising edge of DSW_PWROK	External pull-up is required. Recommend 100K. This strap should sample HIGH. There should NOT be any on-board device driving it to opposite direction during strap sampling.
GPP_H23	eSPI Flash Sharing Mode	Rising edge of RSMRST#	This signal has a weak internal pull-down. 0 = Master Attached Flash Sharing (MAFS) enabled (Default) 1 = Slave Attached Flash Sharing (SAFS) enabled. Notes: 1. The internal pull-down is disabled after RSMRST# de-asserts. 2. This signal is in the primary well. Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPI or LPC strap is configured to '0' (eSPI is disabled)

#566439



add 20180512




BOLT L 14 EMMC

Wistron Corporation
2/F, 88, Sec. 1, Hsin-Tai Wu Rd, Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

File: **CPU_JTAG/CPU SIDE BAND**

Size: Custom Document Number: **BOLT WHL** Rev: **1**

Date: Thursday, December 27, 2018 Sheet: 4 of 105










Figure 4-1. WHL U DDR4 SODIMM VREF-CA Overview




Notes:
1. To enable easy route, At DDR4 systems, DDR1_VREF_DQ is used as VREF_CA for Channel B.




CPU TYPE	CNL	WHL
R501	100 Ohm	121 Ohm
R502	100 Ohm	88.5 Ohm

WHL U DDR4 SODIMM T3/8L Signals Topologies



Note: DRAM_RST C1 capacitor should not be installed


RCOMP (0/1/2)	M	US/SL	500	8000	15	20	25	CFL-U43e/ WHL-U42: 121/80.6/ 100	CNL-U22: 100/100/ 100
Reset	BO1	US	500	8000	3	3.5	6	R1=470 [5%] R2=0 C1=0.1uF (no stuff)	
	BO2	SL	800-BO1		4	4	20		
	M	SL			4	4	20		
	BI	US			4	4	20		





	LP3 DDR_RCOMP	DDR4 SODIMM DDR_RCOMP	DISP_RCOMP	CFG_RCOMP	PCIe_RCOMP_P/N	USB2_COMP
Board Rterm (ohm)	DDR_RCOMP[0]: 200Ω ±1% on pkg to VSS DDR_RCOMP[1]: 80.6Ω ±1% on pkg to VSS DDR_RCOMP[2]: 162Ω ±1% on pkg to VSS	DDR_RCOMP[0]: 121Ω ±1% on pkg to VSS DDR_RCOMP[1]: 80.6Ω ±1% on pkg to VSS DDR_RCOMP[2]: 100Ω ±1% on pkg to VSS	24.9Ω +/-1% to VCCIO	49.9Ω +/-1% to GND	100Ω +/-1% Differential	113Ω +/-1% to GND
Board Rdc (ohm)	n/a	n/a	<0.2	<0.5	<0.1	<0.5
DDR	X	X				
HDMI			X			
DP			X			
eDP			X			
CFG				X		
PCIe					X	
USB2						X

46 VCCORE_SENSE
46 VCCORE_SENSE
46 SVID_DATA_CPU
46 SVID_CLK_CPU
46 SVID_ALERT_CPU



Layout Rules:
The total Length of Data and Clock (from CPU to each VR) must be equal (±0.1 inch).
Route the Alert signal between the Clock and the Data signals.





Figure 7-19. Routing Illustration for SVID Topology #575412





Figure above demonstrates Routing Illustration for SVID Topology, each trace from CPU to VR represents 3 signals: VIDSOUT, VIDSCK, VIDSALERT#.

SVID Signals	VIDSOUT, VIDSCK, VIDSALERT#
VIDSOUT platform resistors	Rpu1=100Ω, Rpu2=100Ω, Rs1=0Ω, Rs2=100Ω
VIDSCK platform resistors	Rpu1=Empty, Rpu2=45Ω, Rs1=0Ω, Rs2=49.9Ω
VIDSALERT# platform resistors	Rpu1=56Ω, Rpu2=Empty, Rs1=220Ω, Rs2=0Ω
Platform resistors tolerances	± 5%
Route ordering	When routing at minimum spacing route Alert between Data and Clock

12-3. Example of Processor Vcc_SENSE/Vss_SENSE Package Sensing



Package Sensing Recommendations


Power Rail Sense Line	R1, R2	Trace Impedance	Trace Length Match
VCCORE_SENSE / VSSGT_SENSE	100Ω	50Ω	<25 mils
VSSGT_SENSE / VSSA_SENSE			
VSSA_SENSE / VSSIO_SENSE ^[1]		NA	

Note:
1. Does not apply when rails are merged.

To minimize any stray noise pickup to the Vcc_SENSE/ Vss_SENSE lines

- Sense traces should be referenced to a solid ground plane
 - Avoid crossing over plane splits
 - Maintain 25-mil separation distance away from any other dynamic signals
- R1, R2 should be placed within 2 inches (50.8 mm) of the processor socket, minimizing any potential error due to Vcc_SENSE/Vss_SENSE line resistance.

Eletro-X



Metrol-X

DELL CPU (DISPLAY)

Wistron
21F, 88, Sec 1, Hsin
Taipei Hsien 221

DELL

Title

CPU (DISPLAY)


BOLT WHL

Size A2 Document Number

M_A_DQS_DN0
M_A_DQS_DN1
M_A_DQS_DN2
M_A_DQS_DN3
M_A_DQS_DN4
M_A_DQS_DN5
M_A_DQS_DN6
M_A_DQS_DN7

M_A_DQS_DP0
M_A_DQS_DP1
M_A_DQS_DP2
M_A_DQS_DP3
M_A_DQS_DP4
M_A_DQS_DP5
M_A_DQS_DP6
M_A_DQS_DP7

M_A_DQS_DN[7:0] 5
M_A_DQS_DP[7:0] 5



```

M_B_A0 5
M_B_A1 5
M_B_A2 5
M_B_A3 5
M_B_A4 5
M_B_A5 5
M_B_A6 5
M_B_A7 5
M_B_A8 5
M_B_A9 5
M_B_A10 5
M_B_A11 5
M_B_A12 5
M_B_A13 5
M_B_A14 5
M_B_A15 5
M_B_A16 5

M_B_BA0 5
M_B_BA1 5
M_B_BG0 5
M_B_BG1 5

M_B_CLK0 5
M_B_CLK9 5
M_B_CLK1 5
M_B_CLKF1 5

M_B_CKE0 5
M_B_CKE1 5

M_B_CS0 5
M_B_CS1 5

M_B_DIMB_COT
M_B_DIMB_COT







PCH_SMBDATA
PCH_SMLCK

DDR4_DRAMSTRM
M_B_ACT
M_B_ALERT

M_B_PARIT

V_SM_VREF_CN

```







Figure 6-1. High Speed I/O (HSIO) Lane Multiplexing in CNL PCH-LP



6.4.1 PCH PCI Express* Device Down Guidelines

Figure 6-3. PCH PCI Express* Device Down at 2.5, 5, and 8 GT/s Topology





Table 6-6. PCH PCI Express* Device Down Routing Guidelines (Sheet 1 of 2)



Parameter	Segment	Stack-up (MS/SL/DSL)	Units	2.5 GT/s Routing	5 GT/s Routing	8 GT/s Routing
Reference Plane	BO, M1, M2, M3	MS/SL/DSL	NA	GND	GND	GND
Break-Out Max Length	BO	MS/SL/DSL	mm(mils)	15.2(598.42)	15.2(598.42)	15.2(598.42)
Post-AC Capacitor Max Length	M3	MS	mm(mils)	8(314.96)	8(314.96)	8(314.96)

Figure 3-1. RCOMP Recommendation for WHL U42 and CFL U43e - Part 1

	LP3 DDR_RCOMP	DORA SODIMM DDR_RCOMP	DISP_RCOMP	CFG_RCOMP	PCIe_RCOMP_P/N	USB2_COMP
Board Rterm (ohm)	DDR_RCOMP[0]: 200Ω ±1% on pkg to VSS DDR_RCOMP[1]: 80.6Ω ±1% on pkg to VSS DDR_RCOMP[2]: 162Ω ±1% on pkg to VSS	DDR_RCOMP[0]: 121Ω ±1% on pkg to VSS DDR_RCOMP[1]: 80.6Ω ±1% on pkg to VSS DDR_RCOMP[2]: 100Ω ±1% on pkg to VSS	24.9Ω ±1% to VCCO	49.9Ω ±1% to GND	100Ω ±1% Differential	113Ω ±1% to GND
Board Rdc (ohm)	n/a	n/a	<0.2	<0.5	<0.1	<0.5
DDR	x	x				
HDMI			x			
DP			x			
eDP			x			
CFG				x		
PCIe					x	
USB2						x

Eletro-X





17.4.1 Configurable GPIO Voltage

Except for all pads in GPIO F group and GPD selection, all other GPIO pads support per-pad configurable voltage, which allows control selection of 1.8V or 3.3V for each pad. The configuration is done via soft straps.

Before soft straps are loaded, the default voltage of each pin depends on its default as input or output.

- Input: 1.8V level with 3.3V tolerant.
- Output: defaults to '0', except for the following GPIOs which defaults to '1' via a ~20K pull-up to 3.3V:
 - GPP_B0
 - GPP_B1
 - GPP_B11 / EXT_PWR_GATE#
 - GPP_B12 / SLP_S0#
 - GPP_H18 / CPU_C10_GATE#

A 1.8V device connected to these GPIOs must be capable of taking 20K pull-up to 3.3V.

Warning: GPIO pad voltage configuration must be set correctly depending on device connected to it; otherwise, damage to the PCH or the device may occur.

- Notes:**
 - GPIO F group supports 1.8V only.
 - GPD group supports 3.3V only.

Main Func = PCH

61 BLUETOOTH_EN <<<
61 WIFI_RF_EN <<<

20,64 PWR_BD_DET# >>>

15 GPP_H21 >>>
15 GPP_H23 >>>
15 GPD_7 >>>

40 GPPC_H18_VCCIO_LPM <<<
18 PROJECT_ID0 <<<

CNvi TX for wifi

61 CNV_WT_CLK_DP >>>
61 CNV_WT_CLK_DN >>>
61 CNV_WT_DP0 >>>
61 CNV_WT_DP0 >>>
61 CNV_WT_DP1 >>>
61 CNV_WT_DN1 >>>

CNvi RX for wifi

61 CNV_WR_CLK_DP >>>
61 CNV_WR_CLK_DN >>>
61 CNV_WR_DP0 >>>
61 CNV_WR_DN0 >>>
61 CNV_WR_DP1 >>>
61 CNV_WR_DN1 >>>

62 WWAN_BB_RST# <<<

20,55 LCD_CBL_DET# >>>


EMMC

63 EMMC_D7 <<<
63 EMMC_D6 <<<
63 EMMC_D5 <<<
63 EMMC_D4 <<<
63 EMMC_D3 <<<
63 EMMC_D2 <<<
63 EMMC_D1 <<<
63 EMMC_D0 <<<

63 EMMC_CLK >>>
63 EMMC_CMD >>>
63 EMMC_RCLK <<<
63 EMMC_RESET# <<<

IO BD DET


66 IO_DB_DET# <<<



WWAN_BB_RST

Power Management States for Modern connected standby platform

System States	USB device States	PCIe device States	PCIe Link States	PERST#	PEWAKEN	CLKREQ#	BS_RESET#	Notes
S0	D0	D0	L0, L1.2	H	H	L0 - L1.2 - H	H	
	D2	D3cold	L2	L	H	H	H	
S0ix	D2	D3cold	L2	L	H	H	H	
	D3cold	D3cold	L3	-	-	-	L	Power is removed from modem
S4	D2	D3cold	L2	L	H	H	H	
	D3cold	D3cold	L3	-	-	-	L	
S5	D3cold	D3cold	L3	-	-	-	L	Power is removed from modem




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (POWER1)**
Size: A3 Document Number: **BOLT WHL**
Date: Thursday, December 27, 2018 Sheet 21 of

Eletro-X




CPU1R 18 OF 20

WHISKEY-LAKE-GP
ZZ.00CPU.271

WHISKEY-LAKE-GP
ZZ.00CPU.271

WHISKEY-LAKE-GP
ZZ.00CPU.271



PCB VERSION (FUNCTION)	PULL-UP RESISTOR	PULL-DOWN RESISTOR	VOLTAJE
071.01416.0000	10K	100K	1.0V
071.01416.0000	10K	100K	1.0V
071.01416.0000	10K	100K	1.0V
071.01416.0000	10K	100K	1.0V
071.01416.0000	10K	100K	1.0V
071.01416.0000	10K	100K	1.0V
071.01416.0000	10K	100K	1.0V
071.01416.0000	10K	100K	1.0V
071.01416.0000	10K	100K	1.0V
071.01416.0000	10K	100K	1.0V


Model ID	Project	USB-C Function	Charger	PL	PH	GPU
1	Bolt-L	Full Function	Internal ISL9538	100.0K	10.0K/64.0K/25.0K	UMA
2	Bolt-L	Full Function	Internal ISL9538	100.0K	10.0K/64.0K/25.0K	UMA
3	Bolt-L	Full Function	Internal ISL9538	100.0K	10.0K/64.0K/25.0K	UMA
4	Bolt-L	Full Function	Internal ISL9538	100.0K	10.0K/64.0K/25.0K	UMA
5	Bolt-L	Full Function	Internal ISL9538	100.0K	10.0K/64.0K/25.0K	UMA
6	Reserved	Data Only	Internal ISL9538	100.0K	10.0K/64.0K/25.0K	UMA

CR_STRAP	BSS_STRAP	Source
0	X	Use 3.3V Private SPI
1	0	Use 3.3V Shared SPI


Note 10: If the vSPI Flash Channel is used for booting, the GPIO123/124/125 CSM pin must be used as REARMSTRM. This pin will be driven high by the boot ROM code in order to activate the vSPI flash channel. If the vSPI flash part is used for booting, then any unused GPIO may be used for REARMSTRM.

Main Func = SPI Flash


R2501/R2510/R2511/R2513/R2512		
CPU TYPE	CN(L)(16M+8M)	WHL(16M)
Bolt_L(TPM)	64.33R05.6DL	DY
Bolt (non TPM)	64.49R95.6DL	DY



R2502/R2507/R2503/R2508/R2509		
CPU TYPE	CNL(16M+8M)	WHL(16M)
Bolt_L(TPM)	64.33R05.6DL	64.49R95.6DL
Bolt (non TPM)	64.49R95.6DL	63.R0034.L0L




Main Func = RTC




29.2.1 VCCRTC External Circuit

On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.

Add RTC Gen 9 reset circuit 20170726




Main Func = Audio



32 LAN_LED0 <<<_____

LAN_PCIE_TX_P	C3104	1
LAN_PCIE_TX_N	C3109	1
LAN_PCIE_RX_P	C3102	1
LAN_PCIE_RX_N	C3107	1



Pinout diagram for the U3010 module. The diagram shows a 30-pin connector with pins numbered 1 to 30. Pins 1-10 are labeled: 1 LAN MDIO P, 2 LAN MDIO N, 3 LAN MDIO N, 4 LAN MDIO N, 5 LAN MDIO N, 6 LAN MDIO P, 7 LAN MDIO N, 8 LAN MDIO N, 9 LAN MDIO N, 10 LAN MDIO N. Pins 11-20 are labeled: 11 LANIN, 12 LANIN, 13 RESET, 14 RESET, 15 LAN LED, 16 LAN CABLE DETECT, 17 LED, 18 LED, 19 LED, 20 LED. Pins 21-30 are labeled: 21 ISOLATE, 22 ISOLATE, 23 LAN WAKE, 24 LAN WAKE, 25 PERST#, 26 CPU, 27 CLK_POE, 28 LAN_REQ, 29 CLK_POE, 30 CLK_POE. The diagram also shows connections to VDDIO1, 30V3V_LAN_SS, and VDDREG.

K49R2F-GP

R3104 1K

2 LOM_CABLE_DETECT#

ISOLATES

3D3V_S0

R3109 15K

1KR2J-1-GP

3D3V_LAN_S5


R3103 1K

1KR2J-1-GP



PCIE_LAN_WAKE#

1

DY



LED

[illegible]


DELL **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number BOLT WHL
------------	------------------------------------

USB Power Switch Enable



USB Power Switch



USB Power Sharing



3.1 阻值範圍: $\geq 10\Omega$ & T.C.R												
型別	額定電壓	最高工作電壓	最高工作電流	T.C.R (ppm/°C)	阻值範圍						JUMPER DCI 額定電流	JUMPER DCI 阻值
					0.05% P0	0.05% P1	0.1% P1	0.1% P2	0.1% P3	0.1% P4		
RTT01 (20)	1/20	25V	50V	+00 -200 +200	—	10 Ω -R-10 Ω	10 Ω -R-10 Ω	10 Ω -R-10 Ω	10 Ω -R-10 Ω	0.5A	0.5M Ω	50mV
RTT02 (402)	1/40	50V	100V	+00 -200 +200	100 Ω -R-1M Ω	10 Ω -R-10M Ω	10 Ω -R-10M Ω	10 Ω -R-22M Ω	10 Ω -R-22M Ω	1A	5.5M Ω	20mV
RTT03 (660)	1/30	75V	150V	+00 -200 +200	100 Ω -R-1M Ω	10 Ω -R-1M Ω	10 Ω -R-22M Ω	10 Ω -R-22M Ω	10 Ω -R-22M Ω	1A	3M Ω	20mV
RTT05 (660)	1/30	150V	300V	+00 -200 +200	100 Ω -R-1M Ω	10 Ω -R-10M Ω	10 Ω -R-22M Ω	10 Ω -R-22M Ω	10 Ω -R-22M Ω	2.5A	2.5M Ω	20mV


USB2.0 from USB Charger




USB3.1



CMC



USB-A Connector
USB3.1 Port 1




USB2.0




USB3.1




CMC




USB-A Connector
USB3.1 Port 2




ESD FOR PORT1



ESD FOR PORT2



Reserved
USB Charger Port1



Device Control Pins				
	CTL1 (EC control)	CTL2	CTL3	ILIM_SEL
CDP	1	1	1	1
DCP Auto	0	1	1	X


The following equation programs the typical current limit:

$$I_{OS_vp} (mA) = \frac{50,500}{(R_{ILIM_XX} (k\Omega) + 0.1)}$$

R_{ILIM_XX} corresponds to either R_{ILIM_HI} or R_{ILIM_LO} as appropriate.

- 35 USB3_CHAR_P <<<
- 35 USB3_CHAR_N <<<
- 16 USB3_USB20_P <<<
- 16 USB3_USB20_N <<<
- 24 USB_POWERSHARE_VBUS_EN >>>
- 24 USB_PWR_SHR_EN_L# >>>
- 16,35 USB_OC0# <<<

BOLT L 14 EMMC




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB Charger

Size	Document Number	Rev
Custom	BOLT WHL	1

Date: Thursday, December 27, 2018 Sheet 36 of 105






3D3V_S0/5V_S0



2018.03.28
separate 3D3V_S0/5V_S0 for layout

ROSA Run Power



3D3V_S0/LAN POWER

3D3V_S0 Consumption
Peak current 2.5A



5V_S0/1D8V_S0


5V_S0 Consumption
Peak current 3A

Table 4. Rise Time Values


CT (pF)	RISE TIME (µs) 10% - 90%, C _L = 0.1 µF, C _{IN} = 1 µF, R _L = 10 Ω ⁽¹⁾						
	5 V	3.3 V	1.8 V	1.5 V	1.2 V	1.05 V	0.6 V
0	149	112	77	70	60	56	42
220	548	388	236	206	173	154	103
470	968	673	401	342	289	256	169
1000	1768	1220	711	608	505	445	286
2200	3916	2678	1554	1332	1097	949	627
4700	8040	5477	3179	2691	2240	1964	1249
10000	16520	11150	6410	5401	4430	3933	2526

(1) TYPICAL VALUES at 25°C, V_{BIAS} = 5 V, 25 V X7R 10% CERAMIC CAP


Power Good




VCCIO and VCCSTG






VCCSPLL_OC





VCCST/VCCPLL





Main Func = ADT Input



Main Func = M-BAT Input



ISL9538 Buck-Boost Charger




№	Имя	Возраст	Рост
1	Александр	18 лет	180 см
2	Елена	25 лет	165 см
3	Иван	30 лет	175 см
4	Мария	35 лет	160 см
5	Сергей	40 лет	185 см
6	Татьяна	45 лет	170 см
7	Владимир	50 лет	190 см
8	Ольга	55 лет	168 см
9	Андрей	60 лет	178 см
10	Зинаида	65 лет	162 см
11	Александр	70 лет	182 см
12	Елена	75 лет	166 см
13	Иван	80 лет	172 см
14	Мария	85 лет	158 см
15	Сергей	90 лет	188 см
16	Татьяна	95 лет	164 см
17	Владимир	100 лет	192 см
18	Ольга	105 лет	174 см
19	Андрей	110 лет	184 см
20	Зинаида	115 лет	160 см
21	Александр	120 лет	186 см
22	Елена	125 лет	170 см
23	Иван	130 лет	176 см
24	Мария	135 лет	162 см
25	Сергей	140 лет	190 см
26	Татьяна	145 лет	172 см
27	Владимир	150 лет	194 см
28	Ольга	155 лет	176 см
29	Андрей	160 лет	188 см
30	Зинаида	165 лет	164 см
31	Александр	170 лет	190 см
32	Елена	175 лет	174 см
33	Иван	180 лет	178 см
34	Мария	185 лет	166 см
35	Сергей	190 лет	192 см
36	Татьяна	195 лет	178 см
37	Владимир	200 лет	196 см
38	Ольга	205 лет	180 см
39	Андрей	210 лет	192 см
40	Зинаида	215 лет	168 см
41	Александр	220 лет	194 см
42	Елена	225 лет	182 см
43	Иван	230 лет	186 см
44	Мария	235 лет	170 см
45	Сергей	240 лет	198 см
46	Татьяна	245 лет	184 см
47	Владимир	250 лет	200 см
48	Ольга	255 лет	186 см
49	Андрей	260 лет	198 см
50	Зинаида	265 лет	174 см
51	Александр	270 лет	202 см
52	Елена	275 лет	190 см
53	Иван	280 лет	196 см
54	Мария	285 лет	182 см
55	Сергей	290 лет	204 см
56	Татьяна	295 лет	192 см
57	Владимир	300 лет	206 см
58	Ольга	305 лет	194 см
59	Андрей	310 лет	206 см
60	Зинаида	315 лет	180 см
61	Александр	320 лет	208 см
62	Елена	325 лет	196 см
63	Иван	330 лет	202 см
64	Мария	335 лет	190 см
65	Сергей	340 лет	210 см
66	Татьяна	345 лет	198 см
67	Владимир	350 лет	212 см
68	Ольга	355 лет	200 см
69	Андрей	360 лет	210 см
70	Зинаида	365 лет	186 см
71	Александр	370 лет	214 см
72	Елена	375 лет	202 см
73	Иван	380 лет	208 см
74	Мария	385 лет	194 см
75	Сергей	390 лет	216 см
76	Татьяна	395 лет	204 см
77	Владимир	400 лет	218 см
78	Ольга	405 лет	206 см
79	Андрей	410 лет	216 см
80	Зинаида	415 лет	192 см
81	Александр	420 лет	220 см
82	Елена	425 лет	208 см
83	Иван	430 лет	214 см
84	Мария	435 лет	200 см
85	Сергей	440 лет	222 см
86	Татьяна	445 лет	210 см
87	Владимир	450 лет	224 см
88	Ольга	455 лет	212 см
89	Андрей	460 лет	220 см
90	Зинаида	465 лет	198 см
91	Александр	470 лет	226 см
92	Елена	475 лет	214 см
93	Иван	480 лет	220 см
94	Мария	485 лет	206 см
95	Сергей	490 лет	228 см
96	Татьяна	495 лет	216 см
97	Владимир	500 лет	230 см
98	Ольга	505 лет	218 см
99	Андрей	510 лет	226 см
100	Зинаида	515 лет	202 см

TABLE 22. PROG FIN PROGRAMMING OPTIONS

PRO-GRAM RESISTANCE (a)			CELL	DEFECT OUTLINE FREQUENCY	Automotive changing	DEFAULT ACQ-REQ Rn(a)
TYPE	MIN	MAX				
1	0.45	1	733mV	No	2.5	0.47%
	14.7	8.6	18mV	No	1.6	0.47%
	21.0		18mV	No	1.9	0.47%
	28.0		733mV	Yes	0.6	0.47%
	73.0		733mV	Yes	1.5	0.47%
	82.3	4.2	733mV	Yes	1.5	0.47%
	82.3		733mV	Yes	0.47%	0.47%
	61.9		18mV	No	0.47%	0.47%
	71.8		18mV	No	1.5	0.47%
	71.8		18mV	No	1.5	0.47%
	93.1		733mV	No	1.5	0.47%
	105	3	733mV	No	0.47%	0.47%
	105		733mV	No	1.5	0.47%
	132		18mV	No	1.5	0.47%
	147		18mV	No	0.47%	0.47%
	175		733mV	Yes	1.5	0.47%
2	195	4	733mV	Yes	2.5	0.47%
	205		18mV	No	0.47%	0.47%
	237		18mV	No	1.5	0.47%
	237		733mV	No	1.5	0.47%
3	266		733mV	No	1.5	0.47%
	266		733mV	No	1.5	0.47%

Table 17. Prog Pin Programming Options

Table 17. Ping-Pong Configuration Options			
Prog/GND Resistance (kΩ)	Charger Type	Current Sense Resistor Value	Default # of Battery Cells in Series
Typ (1% Standard Resistor)	0	NVDC	
22.8		$R_{CS} = R_{CS} + 1$ $R_{CS} = 3m\Omega$	3
38.3		$R_{CS} = 3m\Omega$ $R_{CS} = 3m\Omega$	4
69.6		$R_{CS} = 3m\Omega$ $R_{CS} = 10m\Omega$	3
86.6		$R_{CS} = 10m\Omega$ $R_{CS} = 10m\Omega$	4
102		$R_{CS} = 10m\Omega$ $R_{CS} = 25m\Omega$	2
150		$R_{CS} = 25m\Omega$ $R_{CS} = 25m\Omega$	2
182			3
215		$R_{CS} = R_{CS} + 1$ $R_{CS} = 10m\Omega$	4
237		$R_{CS} = 10m\Omega$ $R_{CS} = 3m\Omega$	3
255		$R_{CS} = 3m\Omega$ $R_{CS} = 70m\Omega$	2
	FPB		




WHL U42_15W
VCCORE Icc(max)=70A TDC=48 A
VCCGT Icc(max)=31A TDC=18 A
VCCSA Icc(max)=6A TDC=4A



	U22	U42
PC4614	330P (78.33124.2FLDL)	470p (78.47124.2FLDL)
PC4618	33P (78.10224.2FLDL)	470p (78.47124.2FLDL)
PC4625	DY	0.022u (78.22321.2FLDL)
PC4626	DY	0.022u (78.22321.2FLDL)
PR4669	DY	DY
PR4670	1K (64.10015.6DL)	DY
PR4642	357 (64.35705.6DL)	523 (64.52305.6DL)
PC4630	47nF (078.47322.02FD)	47nF (078.47322.02FD)
PC4628	22nF (78.22321.2FLDL)	22nF (78.22321.2FLDL)
PC4654	0.022uF (78.22321.2FLDL)	0.022uF (78.22321.2FLDL)
PC4653	DY	47nF (078.47322.02FD)
PR4633	1.54K (64.15415.6DL)	2.55K (64.25515.6DL)
PR4608	90.9K (64.90925.6DL)	100K (64.10035.6DL)

Main Func = CPU_CORE



46 PWR_VCORE_PWM >>>
46 PWR_VCORE_FCCM# <<<
46 PWR_VCORE_ISUMP <<<
46 PWR_VCORE_ISUMN <<<



For acoustic noise




WHL_U42_15W
Icc(max)=31A
TDC=18A



Eletro-X



Main Func = CPU_CORE




Bolt 20180412 E3 support

PWR_DCBATOUT_VCCSA 1
AFTE14P-GP

20180126

1V_VCCSA




20180824 EMI request

WHL_U42_15W
Icc(max)=6A
TDC=4A

Cyntec. 7.3mm x6.8mm x3mm
DCR: 4~4.2 mohm
Idc : 17.5A , Isat : 26A


46 PWR_VCCSA_PWM
46 PWR_VCCSA_FCCM
46 PWR_VCCSA_ISUMP
46 PWR_VCCSA_ISUMN



If no need support PS4 mode
please change to ISL6208C
74.06208.B73


BOLT L 14 EMMC

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: VCCSA			
Size: A3	Document Number: BOLT WHL		
Date: Thursday, December 27, 2018		Sheet: 50	of: 50



17,40,92 SIO_SLP_S4# >>>_____



APL5934 for 2D5V



$I_{cc}(\text{max}) = 150\text{mA}$

$$\begin{aligned} V_{out} &= 0.8 * (1 + R_1/R_2) \\ &= 0.8 * (1 + 29.4K/13.7K) \\ &= 2.516V \end{aligned}$$


40 1D05V_SS_PWRGD <<<<
53 PWR_1D0V_PG >>>>





BOLT L 14 EMMC

OFFPAGE


Main Func = 1D8V



OFFPAGE_GAP



APL5934 for 1D8V




BOLT L 14 EMMC




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien Z21, Taiwan, R.O.C.

Title		1D8V
Size	Document Number	BOLT WHL
A3		
Date:	Thursday, December 27, 2018	Sheet 53 of 1



Main Func = CRT


58 CRT_DDI_TX_N0 >>>
58 CRT_DDI_TX_P0 >>>
58 CRT_DDI_TX_N1 >>>
58 CRT_DDI_TX_P1 >>>
58 CRT_AUX_CPU_P >>>
58 CRT_AUX_CPU_N >>>
12,13,18,70 PCH_SMBCLK <<<
12,13,18,70 PCH_SMBDATA <<<
58 CRT_DP_HPD <<<
20 VGA_DB_DET# <<<




CRT_DP_HPD_R 1
VGA_DB_DET# 1
AFTP5602 AFTE14P-GP
AFTP5601 AFTE14P-GP

BOLT


DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CRT			
Size A4	Document Number BOLT WHL		
Date: Thursday, December 27, 2018		Sheet 56	of 188










CPU DP to DP De-MUX



FOR Type C



FOR VGA




SW	I/O	Port switching control or priority configuration. Internal pull down ~150K Ω , 3.3V I/O
		<p>For <i>Control Switching Mode</i> ($CFG0 = L$):</p> <p>SW = L: Port1 is selected (default)</p> <p>SW = H: Port2 is selected</p> <p>For <i>Automatic Switching Mode</i> ($CFG0 = H$):</p> <p>SW = L: Port1 has higher priority when both ports are plugged (default)</p> <p>SW = H: Port2 has higher priority when both ports are plugged</p> <p>Overwritten by I2C register in I2C Control Mode</p>

Main Func = HDD


HDD

16 HDD_SATA_TX_P11 >>>
16 HDD_SATA_TX_N11 >>>
16 HDD_SATA_RX_P1 <<<
16 HDD_SATA_RX_N1 <<<
70 FFS_INT2_Q >>>
16 HDD_DEVSLEP >>>
18,20 HDD_DET# <<<


SATA RE-DRIVER




HDD ESD



HDD POWER



SATA HDD Connector




Main Func = ODD

ODD

16 ODD_SATA_TX_P12 >>>
16 ODD_SATA_TX_N12 >>>
16 ODD_SATA_RX_P12 <<<
16 ODD_SATA_RX_N12 <<<
16 SATA1_ODD_PRSNT# >>>

ODD Connector



BOLT L 14 EMMC

Main Func = WLAN

BT

21 BLUETOOTH_EN >>>
16 BT_USB20_N >>>
16 BT_USB20_P >>>

WLAN

18 CLK_PCIE_WLAN_REG# >>>
18 WLAN_CLK_CPU_N >>>
18 WLAN_CLK_CPU_P >>>
16 WLAN_PCIE_RX_N10 >>>
16 WLAN_PCIE_RX_P10 >>>
16 WLAN_PCIE_TX_N10 >>>
16 WLAN_PCIE_TX_P10 >>>

CNVI


19 BT_PCMFRM_RSTN >>>
19 BT_PCMOUT_CLKREQ0 >>>
18 PULSAR_38P4M_REFCLK >>>
20 CNV_RGI_RSP >>>
15,20 CNV_RGI_DT_R >>>
20 CNV_BRI_RSP >>>
20 CNV_BRI_DT_R >>>
21 CNV_WT_CLK_DP >>>
21 CNV_WT_CLK_DN >>>
21 CNV_WT_DP0 >>>
21 CNV_WT_DN0 >>>
21 CNV_WT_DP1 >>>
21 CNV_WT_DN1 >>>
21 CNV_WR_CLK_DP >>>
21 CNV_WR_CLK_DN >>>
21 CNV_WR_DP0 >>>
21 CNV_WR_DN0 >>>
21 CNV_WR_DP1 >>>
21 CNV_WR_DN1 >>>

Others

18,24 SUS_CLK >>>
4 CNV_EN# >>>
17,24 AUX_EN_WOVL_R >>>
17,18,24 J03_PCIE_WAKE# <<<
21 WIFI_RF_EN >>>
17,26,31,62,63,91 PLTRST#_CPU >>>


CPU		WLAN
GPP_F8_RXD	COEX1	UART TXD
GPP_F9_TXD	COEX2	UART RXD
GPP_F0_BLANKING	COEX3	STANDARD PIN

3D3V_WLAN 1 AFTP6113
PLTRST#_CPU 1 AFTP6108
BLUETOOTH_EN 1 AFTP6112
WIFI_RF_EN 1 AFTP6110
CLK_PCIE_WLAN_REG# 1 AFTP6109
BT_USB20_CON_N 1 AFTP6111
BT_USB20_CON_P 1 AFTP6114
J03_PCIE_WAKE# 1 AFTP6115



Main Func = Power BTN


24 PWR_LED# >>> _____
20.21 PWR_BD_DET# <<< _____
24.92 LID_CL_SIO# <<< _____
24.92 KBC_PWRBTN# <<< _____



Main Func = Battery LED


Low activated from KBC GPIO

24.32 SYS_LED_MASK# >>> _____
24 CHG_AMBER_LED# >>> _____
24 BATT_WHITE_LED# >>> _____




Main Func = HDD LED

24 MASK_SATA_LED# >>> _____
16 SATA_LED# >>> _____
63 M2_PCIE_LED# <<< _____



Main Func = M-BIST

17.24 PCH_RSMRST# >>> _____
24 EC_D_IN#B >>> _____
24.43.44 HW_ACAV_IN >>> _____




<Core Design>

DELL Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsinchu,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED Board&Power Button**


Rev	Document Number	Sheet	of
1	BOLT WHL	64	105

Date: Thursday, December 27, 2018




Main Func = KB


Keyboard Backlight (Reserved)




CAP LED Control LOW active from KBC GPIO



Internal Keyboard Connector




Main Func = TPAD



Precision Touch Pad Connector

Need to check if it is Active High or Active Low and check if there is PH on TPAID side.




Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)


BOLT L 14 EMMC

Main Func = IO Connector


USB 2.0




USB2.0 CARD



USB2.0
Card Reader SD3.0





USB2.0



USB OC



USB Switch Enable



<Core Design>



Title		IO Board Connector	
Size	Document Number	BOLT WHL	
Custom			
Date	Thursday, December 27, 2018	Sheet	66 of 66

Main Func = Debug


Debug Connector

24 HOST_DEBUG_TX >>>—
20 UART_2_CTXD_DRXD <<<—
20 UART_2_CRXD_DTXD <<<—

20180508 modify

3D3V_S0

HOST_DEBUG_TX



HOST_DEBUG_TX

R6801

1

2

0R2J-L-GP

HOST_DEBUG_TX

CON

UART_2_CTXD_DRXD

R6802

1

4

0R2J-L-GP

UART_2_CTXD_DRXD

CON

UART_2_CRXD_DTXD

R6803


1

4

0R2J-L-GP

UART_2_CRXD_DTXD

CON



GP

DM-ACES-CON14-5-GP

02

ZZ.F0765.01402

Firmware SW

ME_FWP

R6878

1

2

0R2J-L-GP

ME_FWP

R

NON MESW

3D3V_S5_PCH

R6877

2

1KR2J-1-GP

MESW

MESW1_B

1

4


62.40013.641

SA 1026

R6804

4K7R2F-GP

DY



MESW1_B

ME_FWP_R

ME_FWP

1

1

1

AFTP6801

AFTE14P-GP

AFTP6802

AFTE14P-GP

AFTP6803

AFTE14P-GP

24 ME_FWP

<<<—

19 ME_FWP_R

<<<—

	A	B
ME_FWP_R	Low	High
	Normal Operation (Default)	Override

BOLT L 14 EMMC



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

BOLT WHL

Date: Thursday, December 27, 2018

Sheet 68 of




Main Func = Free Fall Sensor

12,13,18,56 PCH_SMBDATA <<>
12,13,18,56 PCH_SMBCLK <<>

18 FFS_INT1 <<<
20 FFS_INT2 <<<
60 FFS_INT2_Q <<<

The slave address (SAD) associated to the **LNG2DM** is 010100xb. The **SDO/SA0** pad can be used to modify the least significant bit of the device **address**. If the SA0 pad is connected to a voltage supply, LSB is '1' (address 0101001b) or, if the SA0 pad is connected to ground, the LSB value is '0' (address 0101000b). This solution permits two different accelerometers to be connected and addressed to the same I²C lines.

Free Fall Sensor + G Sensor




Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can


Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.



Main Func = TYPEC CONNECTOR

Type-C Connector







71 USB1_SSRX_CON_N1 <<<<
71 USB1_SSRX_CON_P1 <<<<
71 USB1_SSRX_CON_N2 <<<<
71 USB1_SSRX_CON_P2 <<<<
71 USB1_SSTX_CON_N1 >>>>
71 USB1_SSTX_CON_P1 >>>>
71 USB1_SSTX_CON_N2 >>>>
71 USB1_SSTX_CON_P2 >>>>

71 USB1_SBU1 >>>>
71 USB1_SBU2 >>>>
72 USBC1_CC1_CONN >>>>
72 USBC1_CC2_CONN >>>>

From USB2.0/ I2C Mux


71 TOP_MUX_P <<>>
71 TOP_MUX_N <<>>
71 BOT_MUX_P <<>>
71 BOT_MUX_N <<>>



BOLT L 14 EMMC

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Size A3
Date: Thursday, December 27, 2018
Document Number
BOLT WHL
Sheet 73 of



Main Func = LPS

72 PD_VBUS_C_CTRL1 >>>
72 VBUS_P_CTRL >>>
24 TYPEC_DCN1_ENH >>>
72 NXP3290_FO <<<

44 VCCPD_VBUS_ACK >>

Form EC (CY18 add)

Form PD control

Form PD control

BOLT L 14 EMMC


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LPS		
Size	Document Number	BOLT WHL	
Custom			
Date	Thursday, December 27, 2018	Sheet	74

Main Func = Finger Print

FBR(Botton side finger Print Sensor)

- 16 FP1_USB20_N >>>
- 16 FP1_USB20_P >>>
- 17,40,51 SIO_SLP_S4# >>>
- 24,64 KBC_PWRBTN# >>>
- 24 FPR_SCAN# >>>
- 24,64 LID_CL_SIO# <<<



	PM_SLP_S4#	FP_3D3V
S0	1	1
S3	1	1
S4	0	0
S5	0	0

BOLT L 14 EMMC



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)Finger Print

Size

Document Number

Custom

Date

Thursday, December 27, 2018

Rev


1

Sheet

92


of

105











Main Func = E3

CH4 LCDBAT
CH3 LCDVDD
CH6 VCORE
CH5 BATTERY



CH1 VCCGT
CH2 SSD
CH7 VDDQ
CH8 VCCSA









WHL	
P1+/-	CPU_VCCGT (iGPU Core) <input>
P2+/-	STORAGE (SSD/HDD) <output>
P3+/-	DISPLAY_CTLR <output>
P4+/-	DISPLAY_BACKLIGHT <output>
P5+/-	SYSTEM (battery leads)
P6+/-	CPU_VCORE <input>
P7+/-	CPU_VDDQ (MCU Core) <input>
P8+/-	CPU_VCCSA (PCH Core) <input>









2	4	6	8	10	12	14	16	18	20
P1+	P1-	P2+	P2-	CLK	GND	P7-	P7+	P8-	P8+
P4+	P4-	P3+	P3-	DATA	3.3V	P6-	P6+	P5-	P5+
1	3	5	7	9	11	13	15	17	19

Eletro-X

Main Func = UnusedParts



Main Func = EMI & RF Capacitors



GPP_H23	eSPL Flash Sharing Mode	Rising edge of RSMRST#	<p>This signal has a weak internal pull-down.</p> <p>0 = Master Attached Flash Sharing (MAFS) enabled (Default)</p> <p>1 = Slave Attached Flash Sharing (SAFS) enabled.</p> <p>Notes:</p> <ol style="list-style-type: none"> 1. The internal pull-down is disabled after RSMRST# de-asserts 2. This signal is in the primary well. <p>Warning: This strap must be configured to '0' (SAFS is disabled) if the eSPL or LPC strap is configured to '0' (eSPL is disabled)</p>
---------	-------------------------	------------------------	---

Change notes -

[illegible]

BOLT L 14 EMMC



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...

Change History

Size
A3


Document Number

BOLT WHL

Date: Thursday, December 27, 2018

Sheet 10

of



Eletro-X